Noise coupling on the power distribution networks (PDN) or between PDN and signal traces is becoming one of the main challenges in designing above GHz high-speed digital circuits. Developing an efficient and accurate modeling method is essential to understand the noise coupling mechanism and then solve the problem afterwards. In addition, development of new noise mitigation technology is also important for future high-speed circuit systems. In this invited paper, a novel modeling methodology that is based on the physics-based equivalent circuit model will be introduced, and an example of multiple layer PCB circuits will be modeled and validated with good accuracy. Based on the periodic structure concept, several new electromagnetic bandgap structures (EBG), such as coplanar EBG, photonic crystal power layer (PCPL), and ground surface perturbation lattice (GSPL), will be introduced for the mitigation of power/ground noise. The trade/offs of all these structures will be discussed.
Introduction
When the data rates and circuit densities in modern highspeed digital circuits constantly increase, noise mitigation becomes a critical part of multilayer printed circuit board (PCB) design. Significant signal/power integrity and EMC issues due to noise could occur, causing system malfunction, performance degradation, as well as high electromagnetic emissions exceeding regulatory limits.
Many noise mechanisms could exist in a multilayer high-speed digital PCB. For example, simultaneous switching noise (SSN) from active devices due to noise switching not only provides a challenge for maintaining effective voltage supply [1] , but also propagates in the power distribution network (PDN), resulting in potential signal degradations [2] and noise radiation [3] , [4] . Crosstalk among traces and vias can significantly affect high-speed data communications [5] , and it is a potential EMI issue when the noise is coupled to an I/O net [6] . Switching power supplies can generate a wide frequency range of noise due to the switching nature of the circuits. It is a potential source for EMI [7] , but also can be coupled to sensitive signal nets and cause signal integrity issues [8] , [9] . PCB geometry, especially discontinuities, is the root cause of many noise coupling issues in high-speed digital circuit designs. Large planes, or area fills, are commonly used for power supply and ground reference. These parallel planes can form electromagnetic resonant cavities where high-frequency noise can propagate easily [10] . Further, in modern designs with multiple logic levels, it is not uncommon to have overlapping power/ground planes, where noise can be coupled from one cavity to another through edge coupling and therefore fringing fields [11] . Vias are necessary in multilayer PCBs to transit signals from one layer to another or to connect the power and ground pins of active devices to the power and ground planes. Vias themselves present impedance discontinuities for high-speed signals, resulting in reflections, loss, and mode conversions [12] . When vias penetrate a parallel plane pair, they can also excite the parallel-plane waves in the resonant cavity, causing the noise coupling between power and signal nets as well as electromagnetic emissions from the edges of the board [13] , [14] . It has been found that vias can also effectively couple noise from one resonant cavity to another [15] . Slots or gaps in a reference plane may be necessary in some PCB designs. Traces passing through a slot can excite unintentional electromagnetic waves propagating in the slot and the parallel-plane cavities, resulting in serious signal integrity and EMI issues [16] - [18] . The slots or apertures between two parallel-plane cavities can effectively couple noise between them [19] , [20] .
Much effort has been put on the modeling of multilayer PCB geometries to understand the fundamental noise coupling mechanisms, provide design solutions, as well as to develop engineering guidelines. In this paper, a physicsbased equivalent circuit modeling approach is introduced in Sect. 2, which provides a systematic while efficient solution for the analysis and modeling of complex high-speed multilayer PCBs.
Power distribution network plays a critical role in the noise coupling issues in high-speed multilayer PCBs, as briefly discussed earlier. Several solutions to maintain the Copyright c 2010 The Institute of Electronics, Information and Communication Engineers power integrity on high-speed multilayer PCBs has been overviewed in [21] . In particular, the electromagnetic band gap (EBG) technology provides a promising solution to significantly reduce the noise propagation through power distribution network. An overview of the EBG structures and future research directions is presented in Sect. 3. Finally in Sect. 4 some concluding remarks are highlighted.
Modeling Noise Coupling in Multilayer High-Speed PCBs
As a typical structure in high-speed PCBs, parallel-plane pair has been extensively studied using full-wave methods such as finite element method (FEM) [22] , finite difference time domain (FDTD) [23] , and method of moments (MoM) [24] . However, in practical multilayer PCBs, board thickness is so small that modeling of parallel-plane pair is a twodimensional problem and general 3D full-wave solutions are not efficient. Simple networks of RLC components or transmission line segments have shown unique advantages in this application [25] - [27] . Another popular method employs a cavity model [28] - [30] . Analytical expressions are readily available for simple geometries, and fast algorithms have been developed [31] , [32] . Combined with the segmentation technique [33] , [34] , the cavity model can be used to model arbitrarily-shaped parallel-plane cavities. For multiple overlapping plane structures, a multilayer finite-difference method (MFDM) [35] has been proposed, and demonstrated to be effective in modeling noise coupling between planes. However, it is difficult to combine the approach with SPICE elements for system-level simulations. Further, the approach cannot be easily extended for more complex geometries including multiple vias and traces. The cavity model has also been adopted in the modeling of multiple overlapping plane structures [11] , [15] . Horizontal and vertical connections are necessary to connect resonant cavities for complex geometries.
When vias penetrate a parallel-plane pair, they cannot be modeled as simple lumped circuits as those used in [36] , [37] . They excite parallel-plane modes in the plane pair, and the planes are usually electrically large in practical cases. To characterize the coupling between vias and planes due to via transitioning, two fast methods have been proposed in addition to the conventional full-wave solutions. A multiple scattering method has been introduced to obtain an admittance matrix for multiple vias in a parallel-plane pair [38] - [40] . In this efficient method, the boundary conditions at via barrels are rigorously satisfied, but the plane pair is restricted to either infinite or finite circular shapes [39] . A very different approach has been proposed to combine the lumped circuit of vias with the impedance of plane pair based on intuitive physical understanding [41] , [42] . In this approach, the boundary conditions at the edges of the plane pair are satisfied and the plane pair can be arbitrarily-shaped, although the combination of the lumped via circuits and the distributed plane pair model is less rigorous.
For complex multilayer structures, the second approach presents some unique advantages. When the plane pair impedances are obtained using the cavity model and the segmentation technique mentioned earlier, the via-plane pair model developed for one plane pair cavity can be easily extended to handle complex PCB geometries with multiple overlapping (i.e., mutually coupled) planes. Further, traces, circuit components, as well as apertures/slots can be integrated for typical noise coupling simulations in practical high-speed designs. Therefore, the details of the approach are herein discussed. It's worth mentioning that full-wave methods can become infeasible for investigating noise coupling issues in complex PCB structures due to their efficiency, simulation speed, as well as available computer resources.
Divide and Conquer Strategy
Although the PCB geometries for the modeling of typical noise coupling mechanisms are quite complex, they are essentially layered structures. Further, the planes and large area fills that are common in the geometries provide boundaries to implement a divide-and-conquer strategy. An example is shown in Fig. 1 to illustrate the approach for a typical PCB geometry with multiple overlapping planes, vias, and traces. The multiple blocks are vertically connected through the ports defined in the via antipad regions, and horizontally connected through the ports defined at the interface surfaces between the cavities. A portion of a via penetrating two planes is illustrated in Fig. 2 with two defined coaxial ports. Antipad void regions are often used to isolate via from copper planes. In the two antipad regions in Fig. 2 , the coaxial TEM mode dominates in the frequency range of interest (below 100 GHz); therefore voltages and currents are well defined. The fact that the transverse fields dominate in the antipad regions is the underlying reason that the divide-andconquer strategy works for the layered geometries. In Fig. 1 , blocks 2, 3, and 4 are connected horizontally with block 5 through the auxiliary ports defined at the interface surface between them. It will be shown later that voltages and currents are also well defined at these ports for most practical cases.
By dividing a complex geometry into small individual blocks, modeling becomes efficient since each individual block can be well characterized using suitable fast methods and the connection of blocks can be relatively easily implemented in a circuit simulator. The validity and accuracy of the modeling are mainly determined by the way of geometry segmentation and then network re-connection.
Plane Pair Modeling and Connection
For the blocks with a parallel plane pair, such as blocks 2, 3, 4, and 5 in Fig. 1 , the cavity model with the segmentation technique are applied for each individual block first. As a result, blocks are modelled as corresponding impedance matrices. In each block, there are ports at the locations of the vias that exist in the block for later connections with the lumped circuit models of the vias. There are also auxiliary ports defined at the boundaries of the block that connect to a neighboring block. These auxiliary ports are necessary to connect the impedance matrices to achieve the connections of the blocks.
To illustrate the procedure, an example geometry shown in Fig. 3 is used. The top and bottom layers are solid rectangular copper planes, while the second and third layers only have copper planes at the left half of the layers. Thus, the geometry can be divided into four parallel-plane cavi- ties as shown in Fig. 3 (b). Ports P 1 and P 2 represent two through-hole vias. Since the via at P 1 penetrates multiple parallel-plane cavities, a port between two parallel planes is defined at each cavity at the same x and y locations. In other words, P 1 represents a group of three ports vertically aligned as shown in Fig. 3 (b). To further connect the cavities, a number of auxiliary port groups (illustrated as B 1 , B 2 , and B 3 in Fig. 3 (a) are specified along the interface between the cavities. Each group includes an auxiliary port in each parallel-plane cavity, defined between two parallel planes in the z direction and located in the same x and y coordinates. The number of the auxiliary port groups is determined by the highest frequency of interest and the length of the interface surface. The maximum spacing between two adjacent port groups (in the x direction in this example) should be smaller than 1/8 of the smallest wavelength. Perfect magnetic conductor (PMC) boundary condition is assumed at this interface surface. Then, each parallel-plane cavity is simulated using the cavity model and an impedance matrix is obtained for each cavity among the defined via and auxiliary ports. In practical PCB designs, the spacing between the parallel planes is usually small enough so that the TM z0 modes dominate in every parallel-plane cavity. In other words, the electric field inside a parallel-plane cavity is along the z direction only. And it is constant along the z direction. Thus, at an electrically small port between the two planes, voltage and current can be well defined. This is the underlying reason that auxiliary ports can be used for cavity connections.
After the impedance matrices are obtained for all the cavities, those who have a common interface need to be connected. This can be achieved by enforcing current and voltage continuities at the auxiliary ports. For the example geometry shown in Fig. 3 , cavities 2, 3, 4, and 5 need to be connected. To achieve this, as shown in Fig. 4 where only port group i is illustrated, the voltages and currents at the auxiliary ports shall satisfy
where i = 1, 2, and 3. By enforcing the voltage and current relationships, the impedance matrices associated with cavities 2, 3, 4, and 5 are then combined into a single matrix and the auxiliary ports are eliminated. 
Including Vias
Vias are then incorporated in the cavity model at the locations of P 1 and P 2 . As mentioned earlier, the via at P 1 penetrates three cavities, thus it is divided into three portions with one in each cavity. The via at P 2 remains as one portion since it only penetrates one parallel-plane cavity. Each via portion is usually modelled as a lumped π-circuit [43] , with via-pad capacitances at the two coaxial ports and a parallelplane port to be connected to the cavity model, as shown in Fig. 5 . In the case where the via portion is connected to a plane, the corresponding coaxial port vanishes, and the corresponding via-plane capacitance is replaced by a short circuit. The value of the via-plane capacitances can be obtained using an analytical formula developed in [44] .
The parallel-plane port of each via portion is then connected to one of the P 1 and P 2 ports in the cavity model of the plane pairs. And the via portions that belong to the same via (such as the via at the location of P 1 ) are further connected at the neighbouring coaxial ports. All these connections are again achieved by enforcing voltage and current continuities. Following the procedure, all kinds of via geometries in complex PCB designs can be incorporated into the model with planes and area fills.
Traces, Components, and Slots
Microstrip traces can be included in the model as transmission lines, neglecting the non-ideal behaviors at the tracevia connections. For striplines, a modal decomposition approach has been proposed [45] , [46] . Using this approach, the orthogonal parallel-plane and stripline modes are modelled independently, and then the modal behaviors are combined at the ends of the striplines.
Circuit elements such as decoupling capacitors, resistors, typical SPICE components, can be systematically included into the model at the coaxial ports of the vias [47] .
For the slots or apertures in the exterior planes, they can be modelled as a coupled transmission line or a co-planar slot line, and then connected to the cavity model [48] - [50] . For the slots or apertures in the interior planes between two cavities, an extended cavity model method using the magnetic current and "magnetic voltage" definitions has been proposed in [20] , which can be easily combined with the standard cavity model.
A Modeling Example
Using the divide and conquer strategy, complex PCB geometries can be modeled efficiently and effectively using the procedures discussed earlier. Various geometrical features that are critical for PCB-level noise coupling can be studied, including planes, area fills, vias, traces, components, slots and apertures, and so on. A real-world example is used here to demonstrate the flexibility and the robustness of the modeling approach.
The PCB geometry studied in this example is shown in Fig. 6 . The dimensions of the PCB are approximately 15200 × 9080 mils. Six layers in the board stackup as shown in Fig. 6(b) are studied for a noise coupling issue that was observed during hardware testing. The top layer is a signal layer where two nets, VLDT CPU1 and 12 V, are modeled in this example. Two solid rectangular ground planes are located in the second and third layers. The power planes in the fourth and fifth layers have complex shapes. The sixth layer is another signal layer where only the VLDT CPU1 net is modeled, which is connected to the VLDT CPU1 net in the top layer through a via. In addition, a power via is also included in the model, which connects the 12 V net in the top layer to the 12 V net in the fourth layer.
Two ports are defined and the noise coupling between them is simulated. Port 1 is defined between the 12 V net in the top layer and the ground plane in the second layer. Port 2 is defined between the VLDT CPU1 net in the top layer and the ground plane in the second layer.
The plane/area fill shapes in the signal and power layers are very complicated, resulting in multiple regions with overlapping planes. As a result, a total of 54 rectangular or triangular cavities are defined from the geometry. They are modeled and connected using the modeling method introduced earlier.
The simulated results of the transfer impedance, Z 21 , between ports 1 and 2 are compared with the full-wave simulations using HFSS (a commercial FEM tool) in Fig. 7 . It can be seen that the agreements between the two methods are very good, only with some small discrepancies at low frequencies in phase. It took approximately 12 minutes to finish the modeling using the proposed method, in comparison with 49 minutes required in the HFSS simulations. With additional vias included in the geometry under study, the speed difference between the two methods is more significant.
EBG for Noise Mitigation

Coplanar EBG
The power integrity requirements in multilayer PCBs and packages are met in the low frequency range (up to hundreds of MHz) employing decoupling capacitors. A huge effort has been done in recent years for finding layout techniques able to go beyond these limits. Electromagnetic bandgap (EBG) structures are mainly employed for achieving significant noise reduction and thus efficient power integrity performances in the GHz range. These kinds of structures, indeed, are able to achieve filtering effects in a wide band. The planar type is preferred to the mushroom like structure [51] because it does not require another layer besides the power/ground layer.
The basic geometry of a planar EBG power/ground layer modifies the typical layout of a solid power plane in the PCB stack-up. The constructed EBG power plane is made by square or rectangular patches connected by narrow bridges. The EBG power layer generates a cavity with an adjacent solid ground layer.
Straight narrow bridges are the simplest layout technique for connecting two adjacent patches [52] , [53] , but more recent works have shown more complex bridge geometries for achieving a large filtering band [54] . The basic principles regulating the electromagnetic behavior of any planar EBG are presented in this section.
A square patch with dimensions 13.7 mm by 13.7 mm is chosen for giving the overview of the planar EBG behavior. The straight bridge is 1.3 mm long and 0.4 mm wide and it is attached at the center of the patch edge. A regular pattern is obtained by replicating this unit cell geometry on the EBG plane realizing a matrix of patches. A simple 3-by-2 matrix structure is investigated, that is the basic geometry considered in [55] - [57] .
Three regions in the frequency spectrum can be mainly identified in the transfer function of the cavity made by the patterned power layer and a solid ground plane. Each region has its specific phenomena. The first one is characterized by the distributed resonances of the whole structure, related to the outer dimensions of the cavity formed by the power/ground layer. The resonances of an ideal solid plane cavity are shifted to lower frequency due to the additional inductance introduced by the bridges, as shown in Fig. 8 . A bigger bridge inductance (given by a narrower or longer bridge) corresponds to a larger shift [57] , and thus to a wider bandgap. The E-field component (vertical) normal to the planes related to the first resonant mode is shown in Fig. 9 (a) and Fig. 9(b) for the ideal case of solid power/ground plane cavity, and the case of the EBG power/ground plane cavity, respectively. The field distribution is altered by the discontinuity at the gaps, thus the same resonant mode is excited at 1.6 GHz and at 1 GHz for the ideal cavity and the EBG cavity, respectively. The middle frequency region is the bandgap where the signal (noise) propagation is inhibited. The third region is characterized by the distributed resonances of the single patch cavity, thus the noise can propagate inside the cavity from the patch to patch coupling obtained by the bridges.
A stack-up layer, devoted to ensure the quality and integrity of the power delivery network through the use of planar EBG structure, can still be used for power delivery purposes. In the case of EBG layer associated to a power voltage level, the narrow connecting bridges can limit the amount of current carried by the whole plane. However an accurate pre-layout analysis based on the knowledge of the maximum current to be carried to the active integrated circuits, and based on the maximum allowed temperature rise, can be done to accurately sizing the plane thickness and the bridge width [57] . This analysis step helps ensuring both the power integrity performances and the correct power delivery requirements.
Most of the research work related to planar EBG structures, focused on widening the bandgap or specific filtering applications, always consider the EBG layer as an outer stack-up layer. However, the typical filtering behavior of the planar EBG embedded as an inner layer is not ensured if some layout adjustments are not applied. A typical configuration as burying the EBG layer in the stack-up is consisted of the patterned EBG layer embedded between two solid ground planes. The upper (solid plane-EBG plane) as well as the lower cavity (EBG plane-solid plane) related to this geometry does not provide the desired bandgap. The resonant modes of the two solid planes cavity appear within the designed bandgap, due to the noise coupling between the two cavities through the gaps of the EBG layer. The filtering properties related to the upper and to the lower cavities can be restored by inhibiting the resonances of the two solid planes cavity. This effect can be achieved by stitching together the two solid ground planes by vias. The isolation at the EBG layer is needed between the vias and the patches, and it is achieved by etching circular ring around the vias. A detailed procedure on how the number of vias and their location need to be chosen for achieving the desired bandgap is given in [58] . The embedded EBG cavity presents the same cavity resonances below the bandgap, as the outer EBG counterpart, thus the bandgap lower limit can be designed as shown in [59] , [60] . The bandgap upper limit ( f high ) is strictly dependent by the distance between adjacent shorting vias. Closer vias move this limit to higher frequency, but the f high cannot be extended beyond the maximum upper limit given by the first resonant mode of the single patch cavity in the unit cell.
An example for clarifying the role of the shorting vias is given. The EBG layer layout introduced in [55] is considered, whereas the properties and details of the embedded geometry are given in [58] . Three test boards are built regularly placing 13, 25, and 41 vias for shorting the top and the bottom solid planes. Figure 10 shows the transfer function, the |S 21 | between two ports (from the bottom solid plane to the EBG plane) of the lower cavity. The upper bandgap limit varies and it moves up for larger number of vias. The via-to-via distance decreases when placing more vias, and the coupling between the two test ports can occur just when energy is able to pass across two adjacent vias. Therefore the f high is related to the distance between two adjacent vias [58] . The case with 41 vias is characterized by a first resonance of the two solid planes cavity at 6.8 GHz, but the bandgap can be considered to end at the first resonant mode of the single patch cavity in the unit cell occurring at around 4.8 GHz (resonance obtained also in the other two cases).
The drawback of using non-solid planes for building the planar EBG structure is related to the integrity of the signal transmission. The patterned plane causes the interconnect transfer function to be affected by broken reference plane. The signal energy can couple to the EBG-solid plane cavity through the gaps between adjacent patches. This phenomenon occurs at the frequencies corresponding to the EBG-solid plane cavity resonances [55] . The use of differential interconnects avoid this problems ensuring a correct signal transmission. The differential insertion loss of a balanced trace pair will be affected only by the dielectric and conductor losses, as the ideal case [56] . 
Photonic Crystal Power/Ground Layer
Another approach that can keep both good power and signal integrity has then proposed based on the photonic crystal power layer (PCPL) concept. Without etching power or ground metal planes, the bandgap is formed by an artificial substrate with periodic dielectric constant contrast [61] .
The two dimensional photonic crystal is formed when the different dielectric constants distribute periodically in two dimensional spaces. The higher dielectric constant rods are located periodically in x-and ydirection within the lower dielectric constant substrate, then the bandgaps will appear to suppress the propagation of the TM parallel-plate modes, which are considered as power/ground bounce noise (GBN).
It was proven that the bandgap can be formed both by square lattice and triangular lattice PCPL [61] . We will take the square lattice as an example to investigate the design concepts of PCPL. Figure 11 shows the design of PCPL. The dimension of the substrate is 62.5 mm by 100 mm with 0.8 mm thickness. It is embedded 40 (8 by 5) high-DK rods. The dielectric constant of the substrate and the high dielectric constant rods is 2.33 and 102, respectively. The radius of the circular rod and the period between adjacent rods are denoted as r and a, respectively. The normalized radius, r/a, is designed as 0.16 and it is noted that the filling ratio A r , defined as the total area of the all embedded rods to the area of the substrate, is only about 8%.
The capability for GBN suppression for the PCPL can be analyzed by the dispersion diagram of the unit cell shown in Fig. 12 . There are two bandgaps in the frequency range from 2.8 GHz to 5 GHz and from 5.6 GHz to 6.5 GHz. Within these stopbands, the eigenmodes at any propagation direction can't exist inside the PCPL, i.e., the reso- nant modes caused by the GBN can be omni-directionally suppressed in the PCPL. Besides the good performance for GBN suppression, the PCPL structure can also improves the performance of signal integrity and mitigates the electromagnetic interference as discussed in [61] .
To enhance the stopband bandwidth of the PCPL, the hybrid PCPL structure [62] , which combines two different lattice structures, is proposed and shown in Fig. 13(a) . The broaden stopband can be synthesized by employing the gap map of the photonic crystal lattice. The dependence of the real frequency distributions on the normalized radius (r/a) of the high dielectric constant rods for the first two bands are presented in a gap map. Figure 13(b) shows the gap map with the dielectric constant of the substrate and the high-DK rod being 2.2 and 92. It is obtained by calculating the dispersion diagrams for the unit cell with the fixed radius of the high dielectric constant rod and different period. From the gap map, it is shown that the second bandgap will appear by choosing appropriate period. For example, the solid line in Fig. 13(b) shows that the stopbands formed by the PCPL with 2 mm radius rods are in the frequency range from 3 to 5.4 GHz and from 6.2 to 8.2 GHz at r/a = 0.2. It is worth noting that there is a passband between the first and second bandgap from 7.4 to 8.2 GHz for all the different period of the unit cell. It implies that the passband always exists and the continuously broad stopband cannot be achieved if we employ the hybrid technique with fixed rod radius but varied period.
To cover the passband existing in the gap map of one rod radius, other hybrid technique with fixed period but varied rod radius is used. The gap map with two different radii of rods is also shown in Fig. 13(b) . It is observed that the passband of one radius can be easily compensated by the bandgap of the other rod radius. Take an example to demonstrate how to enhance the bandwidth by using this hybrid technique. The fist rod radius r = r 1 = 2 mm is chosen with the normalized radius r/a = 0.22. The stopband is from 3.1 GHz to 5.3 GHz and from 6.2 GHz to 8.6 GHz, as shown in Fig. 13(a) . There is a passband from 5.3 GHz to 6.2 GHz, but, it can be compensated by choosing the second rod radius as r = r 2 = 1.45 mm with the normalized radius r/a = 0.159. The choice of the normalized radius for the second rod is based on the assumption of keeping the same period of a = 9.09 mm for the two different rods. The stopband for the second rod is from 3.9 to 7.3 GHz and from 8.3 to 9.6 GHz. To combine these stopbands formed by the hybrid PCPL, we can get a continuous stopband from 3.1 GHz up to 9.6 GHz with the bandwidth of 6.5 GHz. The simulation and measurement results of hybrid PCPL and reference board are shown in Fig. 13(c) . It is observed that the propagated noise is mitigated by more than 30 dB in the frequency range from 3.2 to 9.5 GHz. It shows good agreement with the results predicted by the gap map as we mentioned.
Although the PCPL shows good performance for maintaining the power integrity, signal integrity, and electromagnetic compatibility, the fabrication and cost issues of the high-DK rods are two challenges for widely using the PCPL concept. Some research recently proposed to improve the drawback of the PCPL. In [63] , the optimization design of PCPL achieves broadband and high efficient noise suppression while minimizing the number of the high-DK rods and the cost of the structure. On the other hand, the high dielectric constant rods can be considered as SMT-like components and ring-shaped soldering pads with through-hole-via connecting to power/ground planes on the PCB or package substrate. It can solve how to implement of PCPL in a standard PCB or package fabrication process, and keep the performance of PCPL [62] .
Ground Surface Perturbation Lattice
The design idea of the ground surface perturbation lattice (GSPL) structure is similar to the PCPL, consisted in high dielectric constant material rods embedded between power and ground layer. In contrast to the PCPL structure, the GSPL structure is composed of metal pads and conductive vias which can be manufactured in a standard PCB/package fabrication process.
The test vehicle used to investigate the performance of the GSPL is illustrated in Fig. 14. It is a circular metal pad between power and ground layer with four vias sym- metrically connected only to the ground layer. As shown in Fig. 14(a) , the geometrical parameters of a GSPL unit cell are: the side length of square unit cell a, the thickness between power and ground layer h, the radius of the pad r pad and of the vias r via , and finally the parameter x, the position of the 4 vias with respect to the edge of the pad. For the specific case considered in this section, the parameters of GSPL are (a, h, r via , ε r ) = (20 mm, 0.8 mm, 0.15 mm, 4.4). Three test ports shown in Fig. 14(b) are set to represent the noise coupling in the power/ground layer. The port location is: port 1 is at x = 2 mm and y = 2 mm, port 2 is at x = 40 mm, y = 57 mm and port 3 at x = 57 mm, y = 20 mm.
The GSPL structure embedded into power and ground layer can provide an additional capacitance, and it act as the high-DK rods in PCPL. The bandgap is formed and used to reduce parallel-plate noise or GBN propagating in power/ground layers.
The two GSPL structures are studied by means of three dimensional (3D) full wave field simulator based on the Finite Integration Technique [65] and the simulations are validated by comparison with other numerical methods (e.g. FEM) and reference to previous geometries already existent in literature [61] , [63] , [64] . Figure 15 depicts the S-parameters between port 1 and port 2 (noise coupling) for different values of x and r pad . Looking at the results predicted by the simulation, it can be seen how the lower side cut off frequency of GSPL (the starting frequency of the bandgap) is shifted towards lower frequencies when the radius of the pad (r pad ) is increased while keeping the parameter x constant (x = 2 mm). A shift of more than 1 GHz (from 2.2 GHz to 1.1 GHz) is achieved if a figure of merit of −40 dB is considered as sufficient value for noise isolation level. Similar considerations can be repeated for the different value of x (x = 0) which is also reported in the same figure. In this case a shift from 2.5 GHz to 1.5 GHz is detected. The lower cut off frequency is inversely related to the equivalent capacitance between power plane and the GSPL structure, in fact when increasing the radius of the metal pad (r pad ) the capacitance is increased and hence the lower cut off frequency is decreased.
Another interesting point is that the lower side cutoff frequency is slightly increased as x is decreased from 2 to 0 mm for the cases with the same r pad . Changing x from 2 mm to 0 mm, the position of the four vias connecting the circular pad to the ground plane will change their anchor position to the edge of the circular pad. This means that the equivalent via inductance decreases because their mutual inductance is reduced due to farer distance. As the conventional mushroom structure, the lower side cutoff frequency is also inversely related to this effective via inductance. It should be mentioned that the same considerations can be applied to the other output port (port 3) and here not reported for sack of brevity.
To further validate the results obtained in the frequency domain, Fig. 16 illustratates the voltage variation at port 2 in the time domain when port 1 is excited with a gaussian pulse noise with 1 V amplitude. It can be observed how the maximum value of voltage variation for the GSPL structure is attenuated of more than 50% with respect to a reference structure where the GSPL is removed and a simple power/ground plane pair is instead considered. The GSPL structure of x = 2 mm and r pad = 9 mm is used in this simulation. The rsults are obtained by the 3D full wave simulation tool, CST [65] .
From the results presented in this section, it can be deduced how the stopband of the GSPL can be properly designed by considering the two parameters, r pad and x. In particular it is possible to both lower the cut off frequency and extend the bandwidth of bandgap with respect to the standard PCPL [61] . In addition to this, because of the standard PCB/package fabrication process, the GSPL is lower cost if compared with a standard PCPL, therefore more suitable for real world applications.
The absence of etches in the layers (typical in planar EBG structures) also avoids possible signal integrity problems such as degradation in the performance (revealed by both insertion loss and eye diagrams) and large impedance variations and/or bumps in the TDR profile.
Further studies will include the sensitivity analysis with respect to both the number of vias connecting the circular patch with the bottom layer as well as the shape of the patch (e.g. circular, triangular and square). Some investigations on the unit-cell miniaturization and bandwidth enhancement were done by combining of the coplanar EBG structure with the GSPL concept [66]- [68] , but more research is required for avoiding the corresponding signal integrity problem due to the etched power planes.
Conclusions
Based on the noise control point of view, two state of the art technologies for the mitigation of the noise coupling in high-speed digital circuits are introduced. The first one is a new modeling methodology that is based on the physicsbased equivalent circuit model. It can accurately and efficiently model the complicated PCB with considering the planar PDN, vias, and slot effects. The second one is the EBG technology that can efficiently suppress the above GHz noise. Several EBG structures and their trade/offs have been discussed.
